

Intel Software tools: Advisor, VTune™, ITAC

Presenter: Heinrich Bockhorst Intel FZ Jülich, June 6th 2016



Agenda

- Advisor XE : enable and improve Vectorization
- VTune[™] Amplifier XE: single node performance analysis
- Intel Trace Analyzer and Collector (ITAC): MPI analysis



Vectorization Advisor: getting started



Before you analyze

Run GUI or Command Line

Set-up environment

Linux: source <install-dir>/advixe-vars.sh

Run GUI or Command Line:

- advixe-gui
- advixe-cl –collect survey –project-dir C:\myadvisor mult.exe



Intel Compiler 16 or 17 – enables more data in Survey

Min compilation switches (ICC example):

-O2 -g -xHost

More aggressive optimization: -O3

GUI: Before you analyze Create Project

File

Project name:

Location:

Now Project	Analysis Target Binary/Symbol Search Source Search	
	Target type: Survey/Suitability Launch Application V	
	Survey/Suitability Launch Application	
	🗇 🗁 SufveynTrip Count'Analysis figure the application executable (target) to analyze. P	ress F1 for more details.
	Mem All Frederic	
	Corre	
	Application:	V Browse
	Application parameters:	V Modify
	✓ Use application directory as working directory	
	Working directory:	V Browse
	User-defined environment variables:	
		Modify
	Managed code profiling mode: Auto 🗸	
	Child application:	
	Advanced	
Create a Project	? ×	
veccampule		
vecsamppie		OK Cancel
C:\advisor_samples\vec_samples	Browse	
Create	Project Cancel	
		(intel)

vecsampple - Project Properties

Optimization Notice

Analyze what loops you are spending your time in and how they have been vectorized



Same approach for trip counts



Trip Counts								
Median	Min	Max	Call Count	Iteration Duration				
50	50	50	101000000	< 0.0001s				
101	101	101	1000000	< 0.0001s				
1000000	1000000	1000000	1	< 0.0001s				

Mark Loops for Deeper Analysis

Select lo	pops in the Survey result for											
Correc Patterr	orrec atterr			Vester laure Calif Times-	C-16 Time	Tetel Time	Trip Counts					
The	Loops		vectorissues	Self Time*	Total Time	Median	Min	Max	Call Count	Iteration Duration	соор туре	
	i> 🖔 [loop at Multiply.c:55 in matvec]			14.030s 📖	14.030s 💳	50	50	50	10100000	< 0.0001s	Scalar	
24.06	i> 🖔 [loop at Multiply.c:44 in matvec]			0.985s I	15.015s 📖	101	101	101	1000000	< 0.0001s	Scalar	
Identif	i> 🝊 [loop at Driver.c:145 in main]			0.000s l	15.035s 💳	1000000	1000000	1000000	1	< 0.0001s	Scalar	

dependencies for marked loops. Fix the



Command Line

Command Line

In the second second

2.2 Check Memory Access Patterns

Identify and explore complex memory accesses for marked loops. Fix the reported problems.



Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

inte

Specify loops for deeper analysis

🖉 Where should I add vectorization and/or threading parallelism? 🗖									
🍄 Summary 🚭 Survey Report 🍅 Refinement Reports 💧 Annotation Report 🦞 Suitability Report									
Elapsed time: 15.47s 🕖 Vectorized 🖉 No	Elapsed time: 15.47s 🕑 Vectorized 🕐 Not Vectorized 🖉 FILTER: All Modules 🗸 All Sources 🗸								
Loops	۵	Vector Issues	Self Time	Total Time	Loop Туре	Why No Vectorization?			
i> [™] [loop at Multiply.c:55 in matvec]	✓		14.030s 🗖	14.030s 💳	Scalar	vector dependence p			
i> 🖱 [loop at Multiply.c:44 in matvec]	✓		0.985s I	15.015s 📖	Scalar	outer loop was not a			
i>ـ♥ [loop at Driver.c:145 in main]	✓		0.000s	15.035s 🗔	Scalar	loop with function c			

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

'inte

Deeper analysis

Check dependencies



1.1 Find Trip Counts Find how many iterations are executed.

Command Line

Mark Loops for Deeper Analysis

Select loops in the Survey result for Correctness and/or Memory Access Patterns analysis.

-- There are NO marked loops --

2.1 Check Correctness

<u>Identify</u> and explore loop carried dependencies for marked loops. <u>Fix</u> the reported problems.

Collect

In the second second

2.2 Check Memory Access Patterns

Identify and explore complex memory accesses for marked loops. Fix the reported problems.



We marked 3 loops for a dependency analysis. Two of the loops had no dependencies. One of the loops has Read-After-Write dependency and can't be vectorized.

Click Collect

📕 Check memory acc	ess patte in your ap	plication 🗖		
🌪 Summary 🛛 💥 Survey Repo	ort CRefinement Reports	Annotation Report 🛛 🦞	Suitability Report	
Site Location	Loop-Carried Dependencies	Strides Distribution	Access Pattern	Site Name
loop at Driver.c:145 in main	No dependencies found	No information available	No information available	loop_site_6
loop at Multiply.c:44 in matvec	No dependencies found	No information available	No information available	loop_site_10
loop at Multiply.c:55 in matvec	RAW:1	No information available	No information available	loop_site_8

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Deeper analysis

Memory Access Pattern analysis

1. Survey Target

and/or threading.

1.1 Find Trip Counts

Collect

Patterns analysis.

2.1 Check Correctness <u>Identify</u> and explore loop-carried <u>dependencies</u> for marked loops. <u>Fix</u> the

In the second second

2.2 Check Memory Access Patterns Identify and explore complex memory accesses for marked loops. Fix the reported

P

reported problems.
Collect

problems.

Conmand Line

Collect

Explore where to add efficient vectorization

Find how many iterations are executed.

Mark Loops for Deeper Analysis Select loops in the Survey result for Correctness and/or Memory Access

-- There are NO marked loops --

h 🖻

Stride distribution

🤗 Summary 🛛 😂 Survey Rep	ort 🍅 Refinement Reports	💧 An	ation Report	🖞 Suitability Rep	ort
Site Location	Loop-Carried Dependencies	Stride	s Distribution	Access Pattern	Site Name
loop at Driver.c:145 in main	ON dependencies found		0% / 0% / 0%	All unit strides	loop_site_6
loop at Multiply.c:44 in matvec	No dependencies found	85	% / 15% / 0%	Mixed strides	loop_site_10
loop at Multiply c:55 in matvec	RAW:1	74	% / 26% / 0%	Mixed strides	loop site 8

D	1	Stride	Туре	Source	Nested Function	Modules	Alignment
⊞ P3	i		Parallel site information	Driver.c:145		matrix_vector_multiplication_c.exe	
± P9	4-1	0	Unit stride	Driver.c:157		matrix_vector_multiplication_c.exe	
± P10	4-1	0	Unit stride	Multiply.c:39	matvec	matrix_vector_multiplication_c.exe	
± P12	12 🔟 0 Unit stride		Multiply.c:44	matvec	matrix_vector_multiplication_c.exe		
⊟ P14	4-4	0; 1	Unit stride	Multiply.c:45	matvec	matrix_vector_multiplication_c.exe	
43	3	int i	, j;				
44	1						
45	5	for (i = 0; i < size1; i-	++) {			
46	5	b	[i] = 0;				
47	7						

Click Collect

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

inte



VTune™ Amplifier XE: getting started





Selecting type of data collection GUI Layout



Summary View GUI Layout



inte

Bottom-Up View GUI Layout



Result Analysis GUI Concepts

Groupings

- Each analysis type has many viewpoints
- Each viewpoint has pre-defined groupings
- Allows you to analyze the data in different hierarchies and granularities

🖉 Basio	Hotspots Hotspots viewpoint (<u>change</u>) ⑦
⊲ ⊕ Ai	nalysis Target 🙏 Analysis Type Click on Log 🛍 Sun
Grouping:	Thread / Function / Call Stack
	Function / Call Stack Source Function / Function / Call Stack Module / Function / Call Stack
⊞ grid_inte	Module / Basic Block / Call Stack Module / Code Location / Call Stack Module / Eurction / Eurction Range / Call Stack
⊞ draw_tas ⊞ Gdiplus:	Process / Function / Thread / Call Stack Process / Module / Function / Thread / Call Stack
 ∃ grid_bou ∃ video::m 	Process / Module / Thread / Function / Call Stack Process / Thread / Module / Eunction / Call Stack Thread / Function / Call Stack
⊞ pos2grid ⊞tri_inters	Class / Function / Call Stack Source File / Class / Function / Call Stack
parallel_t	Task Type / Function / Call Stack Frame Domain / Frame / Function / Call Stack Frame Domain / Frame Type / Function / Call Stack
⊞ shader ⊞ Internal\	Frame Domain / Module / Function / Call Stack Frame Domain / Frame Type / Frame / Function / Call Stack
	Frame Domain / Frame Type / Frame / Thread / Function / Call Stack Frame Domain / Frame Type / Frame / Task Type / Function / Call Stack
•	

Grouping:	Module / Function / Call Stack		
M	lodule / Function / Call Stack	CPU Time 💅	۲
_ ⊟tachyon_	_analyze_locks.exe	13.367s	
🗆 sphere	_intersect	5.674s	
🕀 🖂 🖽	id_intersect	5.674s	
⊟ grid_in	tersect	4.467s	
⊞ ⊵ inf	tersect_objects	4.053s	
🕀 🖂 🖽	id_intersect	0.414s	
⊟ draw_t	ask::operator()	1.640s	

	Grouping:	Thread / Function / Call Stack		
	Thr	ead / Function / Call Stack	CPU Time	8
	⊞ func@0x	781329e1 (0x3798)	5.983s	
	⊞ func@0x	781329e1 (0x3af4)	2.598s	
>	⊡thread_vi	deo (0x2f94)	2.384s	
	□ sphere_	_intersect	0.975s	
	🖃 🔨 gri	d_intersect	0.975s 📃	
	ΞŅ	ntersect_objects	0.957s	
	⊕ ⊼	shader	0.625s	
	⊕ ⊼	trace	0.333s	

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Viewpoints and Groupings

For example, pre-defined groupings can be used to determine load imbalance

Basic Hotspots Hotspots viewpoint (<u>change</u>) ③						
Analysis Target Analysis Type Grouping: Process / Function / Thread / Call St	Change to Function/Thread	🐼 Bottom-up				
Process / Function / Thread / Call Stack	CPU Time	*				
□ tachyon_analyze_locks.exe	13.379s					
sphere_intersect	5.674s					
	2.833s					
⊞ func@0x781329e1 (0x3af4)	1.180s					
thread_video (0x2f94)	0.975s					
⊞ func@0x781329e1 (0x304c)	0.686s 📃					
grid_intersect	4.467s					
draw_task::operator()	1.640s					
	0.318s					
grid_bounds_intersect	0.250s					
	0.193s					
Frame Domain / Frame Type / Frame Frame Domain / Frame Type / Frame	/ Thread / Function / Call Stack / Task Type / Function / Call Stack					



ITAC: getting started



Intel® Trace Analyzer and Collector

ITAC may be applied without touching the program or environment. One way to get a first trace is:

```
$ mpirun -trace -n <nprocs> ./test.x
```

Alternatively, just set the preload library and run without the -trace flag:

\$ export LD_PRELOAD=libVT.so
\$ mpirun -f <hostfile> -n <nprocs> ./test.x

this is actually what the flag does internally. This methodology may be applied to situations with complex run scripts not knowing where the mpirun is actually executed.

Note: this does not work for statically linked Intel[®] MPI (not recommended).

Viewing the trace file

ITAC will generate several files inside the directory where you started mpirun. Just start traceanalyzer in this directory:

\$ traceanalyzer test.x.stf

Alternatively there is a Windows version of traceanalyzer contained in the Linux ICS package.

ITAC Function Profile

After starting ITAC a window showing a basic timing profile for MPI and Application will be displayed. Right click on the red MPI bar to show the profiling for each used MPI routine:

		ungr	oup MPI			
View Charts Navigate Advance	ed Layout					
iii 🔃 📩 0.000 000 - 0.009	729 : 0.009 729	Seconds 🔻	All_Processe	s 🗾 MPI	expanded in (Majo	or Function Groups) >>
Flat Profile Load Balance Call Tr	ee Call Graph					
Group All_Processes						
Name	TSelf	TSelf	TTotal	#Calls	TSelf /Call	
Group All_Processes						
Group Application	80.844e-3 s		88.015e-3 s	16	5.05275e-3 s	5
MPI_Finalize	6.834e-3 s		6.834e-3 s	16	427.125e-6 s	5
MPI_Send	152e-6 s		152e-6 s	60	2.53333e-6 s	5
MPI_Recv	135e-6 s		135e-6 s	60	2.25e-6 s	5
MPI_Get_processor_name	27e-6 s		27e-6 s	16	1.6875e-6 s	5
MPI_Comm_rank	12e-6 s		12e-6 s	16	750e-9 s	5
MPI_Comm_size	11e-6 s		11e-6 s	16	687.5e-9 s	3

ITAC Event Timeline

Most important view of ITAC is the Event Timeline. This shows the temporal development of MPI routines and messages:

Charts -> Event Timeline



Optimization Notice

23

ITAC MPI Correctness Checker

Correctness Checker validates MPI correctness. It uses another library but may be started like the ordinary ITAC:

\$ mpirun -check -n <nprocs> ./test.x

or

\$ export LD_PRELOAD=libVTmc.so

\$ mpirun -n <nprocs> ./test.x





Vectorization Advisor: Backup



Snapshot concept



Command Line: Intel[®] Advisor XE

Collect

advixe-cl ---collect STEP ---project-dir PROJ EXE

Report

```
advixe-cl --- report STEP --- project-dir PROJ
```

Where **PROJ** is your Intel Advisor XE project

STEP is the specific type of report or collection you are trying to run. Could be: survey, tripcounts, map, dependencies

Need helps? -

```
advixe-cl --help
```

```
advixe-cl --help report
```

Command Line: Intel[®] Advisor XE

Collecting survey and tripcounts advixe-cl –collect survey –project-dir ./advi – mult.exe advixe-cl –collect tripcounts –project-dir ./advi mult.exe

Creating snapshot in command line, e.g:

advixe-cl --snapshot --project-dir ./advi --pack --cache-sources -cache-binaries -- /tmp/new_snapshot

Viewing the results

advixe-gui ./advi

advixe-cl -- report survey -- project-dir ./ advi

Important notes

Reporting (exporting) spreadsheet data to csv/xml/txt : example

advixe-cl --report survey -show-all-columns -format=csv -project-dir ./advi

Csv file will be created automatically and location will be reported

Enabling experimental features (e.g. FLOPs) \$ export ADVIXE_EXPERIMENTAL=FLOPS



Running Intel Advisor XE on a cluster

mpirun -n 10 **advixe-cl** -collect survey --project-dir ./my_proj ./your_app

mpirun -n **R** advixe-cl -collect survey --project-dir ./my_proj ./your_app : -np 9 ./your_app

Intel MPI-specific:

mpirun –n N **–gtool** "advixe-cl –collect STEP C:\myadvisor:R,R,R" mult.exe

Where STEP is the type of collection, N is the number of processes and R are ranks you want to run.

Running dependency analysis using the commandline

- 1) First run a survey to get the ID of the loop you want to analyze
- 2) Then run
 - advixe-cl -collect dependencies
 - -mark-up-list ID -project-dir C:\myadvisor mult.exe
- 3) To display the results you can use the GUI or the command-line advixe-gui C:\myadvisor



1.1 Find Trip Counts

Find how many iterations are executed.



Mark Loops for Deeper Analysis

Select loops in the Survey result for Correctness and/or Memory Access Patterns analysis. -- There are NO marked loops --

2.1 Check Correctness

<u>Identify</u> and explore loop-carried dependencies for marked loops. <u>Fix</u> the reported problems.



🌢 -- Nothing to analyze --

2.2 Check Memory Access Patterns

Identify and explore complex memory accesses for marked loops. Fix the reported problems.



ntel 32

Optimization Notice

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2015v, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Optimization Notice