

BG/Q Application Tuning


memory hierarchy, transactional memory, speculative execution

Dr. Thilo Maurer, IBM Research & Development Böblingen
tmaurer@de.ibm.com

JUQUEEN Porting and Tuning Workshop, Feb 5th 2013



BlueGene/Q Memory Hierarchy



Memory and Caches

Number of cores	16+1
Number of threads (total)	64+4 (4 per core)
L1 Dcache/Icache (each of the 16+1 cores)	16kB/16kB (per core)
L1 private prefetch (L1P)	4kB (32 128B L2 cache lines)
L1 cache line size	64 bytes
L2 cache line size	128 bytes
Shared L2 cache	32 MB
Bandwidth L1 to L1P	16B @ 1.6GHz read, 32 B @ 1.6GHz
Bandwidth L1P to L2 (from any core)	32 B read + 12 B write @ 0.8GHz (563 GB/s)
Bandwidth L2 to DDR3 (aggregate for 2 channels)	32B r/w @ 1.333GHz (DDR3 1333) 42.656 GB/s
Effective Stream Read (Write) bandwidth to DDR3	29.5 (27.2) GB/s; 18.4 (17.0) B/c
Peak Flops	16×8×1.6 GHz = 204.8 GF/s
Latency L1 to processor	6 processor clocks
Latency L1 to L1P	24 processor clocks
Latency L1 miss to L2 data returned	72 processor clocks
Latency L1 to main store data returned	223 processor clocks
Latency for msync (no contention)	~50 processor clocks
Latency for stwcx (no contention)	~72 processor clocks
Network bandwidth (each link)	2GB/s send + 2GB/s receive

Reminder: Recent Thread Synchronisation


- when multiple threads access shared data
 - potentially wrong results when (e.g.) data is read while other thread modifies “read-after-write”
 - Workarounds:
 - Need to have single master (locking)
 - Strict program-flow (barrier)

thread #1	thread #2
write A	
----- barrier -----	
	read A

thread #1	thread #2
----- set lock -----	
write A	
----- unset lock -----	
----- set lock -----	
	read A
----- unset lock -----	

Transactional Memory

- Mechanism to enable atomic operations on arbitrary set of memory locations
- BG/Q supports hardware transactional memory
 - hardware detects write/read conflicts
 - runtime rolls back on failure
- Benefits
 - replace pessimistic synchronization (locking) with optimistic synchronization
 - may be used to parallelize workload into collaborative but independent tasks on shared data (allowed to commit out-of-order)



Transactional Memory Syntax

- Compiler flag to enable TM pragmas: -qtm
- User needs to specify atomic code blocks using compiler directives
 - Needs to be inside “OMP PARALLEL” or pthread
 - Additional speedup for SAFE_MODE if no irrevocable actions (e.g. IO)

```
!$omp parallel private(i)
!$omp do
    do i = 1, N
!TM$ TM_ATOMIC SAFE_MODE
        call code_to_be_atomic(i)
!TM$ END TM_ATOMIC
    enddo
!$omp end do
!$omp end parallel
```


```
#pragma omp parallel private(i)
{
    #pragma omp for
        for (int i=0;i<N;i++) {
!pragma TM_ATOMIC SAFE_MODE
        {
            code_to_be_atomic(i);
        }
    }
}
```

Transactional Memory Limitations & Tuning

- Performance governed by tradeoff
 - (execution time of atomic region) vs. (entry and exit overhead)
 - conflict probability (overhead from rollbacks)
 - nested TM will be flattened
 - number of hardware limitations (next slides)

Transactional Memory Limitations & Tuning

- **Number of concurrent transactions:** Each speculative thread obtains a “speculation ID”. There cannot be more than 128 (per node). Requesting more creates processor stalls.
- User may need to tune “clean-up interval”:
`export BG_SPEC_SCRUB_CYCLE=(6-100)`
many transactions: small values more efficient
few transactions: large values more efficient



Transactional Memory Limitations & Tuning

- **Size of Transactions:** L2-cache¹ is coordination point. For each set 10 of its 16 ways can serve as memory for transactional state.
 - Set of active transactions can not interface (at 128 byte granularity) to more than 20MB of memory
 - Maximum of 10 ways per set usually exhausted earlier

¹L2 Cache: 32MB capacity, 16-way set-associative, 128B word-size

Transactional Memory Limitations & Tuning

- **Size of Transactions:** L2-cache¹ is coordination point. For each set 10 of its 16 ways can serve as memory for transactional state.
 - Set of active transactions can not interface (at 128 byte granularity) to more than 20MB of memory
 - Maximum of 10 ways per set usually exhausted earlier

¹L2 Cache: 32MB capacity, 16-way set-associative, 128B word-size

Transactional Memory Limitations & Tuning

- **Locality of Transactions:** concurrent transactions may produce conflict although they do not conflict when writing to neighboring addresses
 - Short-running mode (TM only): 8 byte granularity
 - Long-running mode (SE and TM): 64 byte granularity (L1 cache-line)

Transactional Memory Environment Variables

- Times to try rollback before entering irrevocable mode (default is 10):
`export TM_MAX_NUM_ROLLBACK=N`
- Lazy or eager mode to resolve conflicts (default is yes):
`export TM_ENABLE_INTERRUPT_ON_CONFLICT=(yes | no)`
- Long Running Mode: (default), flush L1 Cache at region begin; L1 caches all reads
`export TM_SHORT_TRANSACTION_MODE=no`
- Short Running Mode: no Cache flush; but read-after-write needs to resort to L2
`export TM_SHORT_TRANSACTION_MODE=yes`
- Tune “clean-up interval” if tiny transactions prevalent (default is 20):
`export BG_SPEC_SCRUB_CYCLE=(6 - 100)`
- Turn on logs to inspect runtime-gathered statistics for tuning:
`export TM_REPORT_NAME=<filename>`
`export TM_REPORT_LOG=(func | summary | all | verbose)`
`export TM_REPORT_STAT_ENABLE=(yes | no)`
(see IBM XL *Optimization and Programming Guide*)

Thread Level Speculation

- Similar to Transactional Memory, but
 - on the level of threads
 - commit in-order
- Parallelize potentially dependent fragments of serial code
 - runtime creates threads for each speculative section
 - threads run parallel and commit serialized if no conflict
 - on conflict, all threads except current master is rolled back

```
apdata d;  
  
for (int i=0;i<N;i++) {  
    code_fragment(i,&d);  
}  
  
{  
    code_fragment(0,&d);  
    code_fragment(1,&d);  
}
```

Thread Level Speculation Syntax

- Enable by compiler flag -qsmpt=speculative

```
#pragma speculative for private(i)
for (int i=0;i<N;i++) {
    code_to_be_spec(i);
}

#pragma speculative sections
{
    #pragma speculative section
    { some_code(); }
    #pragma speculative section
    { other_code(); }
}
```

```
!SEP$ SPECULATIVE DO PRIVATE(i)
    do i = 1, N
        call code_to_be_spec(i)
    enddo
!SEP$ END SPECULATIVE DO

!SEP$ SPECULATIVE SECTIONS
    call some_code()
!SEP$ SPECULATIVE SECTION
    call other_code()
!SEP$ END SPECULATIVE SECTIONS
```

Thread Level Speculation Limitations & Tuning

- **Number of concurrent transactions**
- **Size of Transactions**
- **Locality of Transactions**
- **At most 16 processes per node**

Thread Level Speculation Limitations & Tuning

- Performance governed by trade-off of overhead and conflict probability
 - chunk N iterations to single thread to tune trade-off:
`#pragma speculative for private(i) schedule(static,N)`
- Times to try rollback before non-speculative (i.e. single-threaded) execution:
`export SE_MAX_NUM_ROLLBACK=N`
- Turn on logs to inspect runtime-gathered statistics for tuning:
`export SE_REPORT_NAME=<filename>`
`export SE_REPORT_LOG=(func|summary|all|verbose)`

Further Reading and References

- IBM XL C/C++ for BlueGene/Q, V12.1
IBM XL FORTRAN for Blue Gene/Q, V14.1
 - Language Reference
 - Compiler Reference
 - Optimization and Programming Guide
- IBM System Blue Gene Solution **Redbooks**, e.g.,
 - Blue Gene/Q Application Development Manual
<http://publib-b.boulder.ibm.com/redpieces/abstracts/sg247948.html>
 - Blue Gene/Q Code Development and Tools Interface
<http://publib-b.boulder.ibm.com/abstracts/redp4659.html>
- JUQUEEN Documentation
<http://www.fz-juelich.de/ias/jsc/EN/Expertise/Supercomputers/JUQUEEN/Documentation/Documentation.html>
- “What Scientific Applications can benefit from Hardware Transactional Memory?”
M. Schindewolf et al.
<https://e-reports-ext.llnl.gov/pdf/621619.pdf>
- “Evaluation of Blue Gene/Q Hardware Support for Transactional Memories”
A. Wang et al.
<http://researcher.watson.ibm.com/researcher/files/us-pengwu/BGQPerfPaper-final-PACT12.pdf>

Transactional Memory Example – SERIAL

- Code with quasi-random updates of single entries of large array (~19MB)
- Each iteration 2 of 2510000 variables changed: conflict probability $\sim 8e-7$,
- Full loop: each variable changed ~ 4 times

```
integer, parameter :: cs=10, np=5000000
integer, parameter :: nx=(np/cs)
real(DP), allocatable :: x(np), rho(0-1000:nx+1000,5)
integer, allocatable :: charge(np)
real(DP) :: oodx, f1, f2, xa, re
integer :: j1, j2, i, ci

do i=1,np
  xa = x(i)*oodx
  j1 = xa
  j2 = j1+1
  f2 = xa-j1
  f1 = 1.0-f2
  ci = charge(i)
  rho(j1,ci) = rho(j1,ci) + re*f1
  rho(j2,ci) = rho(j2,ci) + re*f2
end do
```

Transactional Memory Example – NAIVE

- Naive parallelization with allowed conflicts (rho shared)


```
!$OMP PARALLEL private(xa, i, j1, j2, f1, f2, ci) default(shared)
!$OMP DO
do i=1,np
  xa = x(i)*oodx
  j1 = xa
  j2 = j1+1
  f2 = xa-j1
  f1 = 1.0-f2
  ci = charge(i)
  rho(j1,ci) = rho(j1,ci) + re*f1
  rho(j2,ci) = rho(j2,ci) + re*f2
end do
!$OMP END DO
!$OMP END PARALLEL
```

Transactional Memory Example – REDUCTION

- Parallelization using OMP REDUCTION (local copies summed after loop)

```
!$OMP PARALLEL private(xa, i, j1, j2, f1, f2, ci) default(shared)
!$OMP DO REDUCTION(+:rho)
do i=1,np
  xa = x(i)*oodx
  j1 = xa
  j2 = j1+1
  f2 = xa-j1
  f1 = 1.0-f2
  ci = charge(i)
  rho(j1,ci) = rho(j1,ci) + re*f1
  rho(j2,ci) = rho(j2,ci) + re*f2
end do
!$OMP END DO
!$OMP END PARALLEL
```

Transactional Memory Example – Results




Transactional Memory Example – TM


➤ Parallelization using Atomic Transactions

```
!$OMP PARALLEL private(xa, i, j1, j2, f1, f2, ci) default(shared)
!$OMP DO
do i=1,np
  xa = x(i)*oodx
  j1 = xa
  j2 = j1+1
  f2 = xa-j1
  f1 = 1.0-f2
  ci = charge(i)
  !TM$ TM_ATOMIC SAFE_MODE
  rho(j1,ci) = rho(j1,ci) + re*f1
  rho(j2,ci) = rho(j2,ci) + re*f2
  !TM$ END TM_ATOMIC
end do
!$OMP END DO
!$OMP END PARALLEL
```


Transactional Memory Example – TM Results




Transactional Memory Example – TM Results



Transactional Memory Example – TM Results



Transactional Memory Example – Results



Transactional Memory Example – TM

➤ Parallelization using Atomic Transactions


```
!$OMP PARALLEL private(xa, i, j1, j2, f1, f2, ci) default(shared)
!$OMP DO
do i=1,np
  xa = x(i)*oodx
  j1 = xa
  j2 = j1+1
  f2 = xa-j1
  f1 = 1.0-f2
  ci = charge(i)
  !TM$ TM_ATOMIC SAFE_MODE
  rho(j1,ci) = rho(j1,ci) + re*f1
  rho(j2,ci) = rho(j2,ci) + re*f2
  !TM$ END TM_ATOMIC
end do
!$OMP END DO
!$OMP END PARALLEL
```

Transactional Memory Example – TM

➤ Parallelization using chunking of Atomic Transactions


```
chunks=np/chunking
!$OMP PARALLEL private(xa, i, j1, j2, f1, f2, ci, i, c) default(shared)
!$OMP DO schedule(static)
do c=1, chunks
  !TM$ TM_ATOMIC SAFE_MODE
  do ii=1, chunking
    i = ii+(c-1)*chunking
    xa = x(i)*oodx
    j1 = xa
    j2 = j1+1
    f2 = xa-j1
    f1 = 1.-f2
    ci = charge(i)
    rho(j1,ci) = rho(j1,ci) + re*f1
    rho(j2,ci) = rho(j2,ci) + re*f2
  end do
  !TM$ END TM_ATOMIC
end do
!$OMP END DO
!$OMP END PARALLEL
```

Transactional Memory Example – Results




Transactional Memory Example – Results

short running mode



Transactional Memory Example – Results

long running mode



Transactional Memory – Summary

- To make TM work efficiently:
 - think about conflict probabilities
 - trade-off between entry-exit-overhead vs code-size
 - tune the parameters