Suche

zur Hauptseite

Zentralinstitut für Engineering, Elektronik und Analytik (ZEA)

Navigation und Service


Publikationen

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png Conference Presentation (After Call)
Modeling and Simulation of Digital Phase-Locked Loop in Simulink
15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), PraguePrague, Czech Republic, 2 Jul 2018 - 5 Jul 20182018-07-022018-07-05  Download fulltext Files  Download fulltextFulltext BibTeX | EndNote: XML, Text | RIS

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png Contribution to a conference proceedings/Contribution to a book
A Digital Processing Unit of a Highly Integrated Receiver Chip for PMTs in JUNO
Proceedings of Topical Workshop on Electronics for Particle Physics — PoS(TWEPP-17) - Sissa Medialab Trieste, Italy, 2018. - ISBN - doi:10.22323/1.313.0019
Topical Workshop on Electronics for Particle Physics, Santa CruzSanta Cruz, California, 11 Sep 2017 - 15 Sep 20172017-09-112017-09-15
Trieste, Italy : Sissa Medialab 1-5 () [10.22323/1.313.0019] OpenAccess  Download fulltext Files  Download fulltextFulltext by OpenAccess repository BibTeX | EndNote: XML, Text | RIS

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png Poster (After Call)
A Highly Integrated Receiver Chip with an Automatic Baseline Regulation for JUNO
Neutrino 2016, LondonLondon, United Kingdom, 4 Jul 2016 - 8 Jul 20162016-07-042016-07-08 BibTeX | EndNote: XML, Text | RIS

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png Journal Article/Contribution to a conference proceedings
An Automatic Baseline Regulation in a Highly Integrated Receiver Chip for JUNO
Neutrino 2016, LondonLondon, United Kingdom, 4 Jul 2016 - 8 Jul 20162016-07-042016-07-08 Journal of physics / Conference Series 888, 012051 - () [10.1088/1742-6596/888/1/012051] OpenAccess  Download fulltext Files  Download fulltextFulltext by OpenAccess repository BibTeX | EndNote: XML, Text | RIS

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png Conference Presentation (After Call)
Analysis and Design of Amplitude Error Detector and Digital Control Loop to Increase Reliability of PLL
2017 International Symposium on Signals, Circuits and Systems, ISSCS, IasiIasi, Romania, 13 Jul 2017 - 14 Jul 20172017-07-132017-07-14 OpenAccess  Download fulltext Files  Download fulltextFulltext by OpenAccess repository BibTeX | EndNote: XML, Text | RIS

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png Conference Presentation (After Call)
A 4-GHz LC-Based Voltage Controlled Oscillator & Frequency Divider for use in Neutrino Experiments
Analog 2016, University of Duisburg-EssenBremen, University of Duisburg-Essen, Germany, 12 Sep 2016 - 14 Sep 20162016-09-122016-09-14  Download fulltext Files BibTeX | EndNote: XML, Text | RIS


Servicemenü

Homepage